|
|||||||
Home
Product Map
Product Examples
TCAD
Process Simulation
Device Simulation
Stress Simulation
Interactive Tools
Virtual Wafer Fab
TCAD Videos
Analog / AMS / RF
Custom IC CAD
Interconnect Modeling
Digital CAD
Downloads & Support
Licensing
Overview
TCAD Unlimited
Universal Tokens
Token Card
TCAD Omni
Term-Based
Perpetual
EDA Academic Suite
PDK Design Flows
Overview
Available PDKs
Foundry Partners
Quality and Testing
Maintainability
PDK Development Services
Documentation & Training
Migration to Silvaco PDKs
Technical Library
Services
Overview
TCAD Services
SPICE Modeling
Parasitic Extraction
PDK Development
Cell Libraries and Blocks
University Program
Government Programs
Locations/Contact Us
Corporate
|
Leadtrend Adopts Silvaco Unlimited SmartSpice LicenseSanta Clara, CA and Hsinchu, Taiwan – Wednesday, December 8th, 2010 Leadtrend Technology Corp. (TSE : 3588), a leading Analog / Power Management IC design house based in Taiwan, has adopted Silvaco’s Company Worldwide Unlimited License for SmartSpice and Verilog-A. “We have been using Silvaco’s SmartSpice for quite some time,” said J.F. Chou, CAD Director of Leadtrend. “Silvaco’s unlimited license will be a key factor in reducing our design cycle, increasing our design productivity, and reducing our EDA tool costs. We are happy to have Silvaco as our key EDA partner.” “I'm pleased with Leadtrend’s adoption of our SmartSpice worldwide unlimited license,” said Dr. Ivan Pesic, President and CEO of Silvaco. “This license will help Leadtrend to grow rapidly and we are happy to contribute to their growth.” Silvaco’s Company Worldwide Unlimited License is unique and provides the solution to the problem of limited license availability. It was created in response to the increasing demand for a cost effective solution for EDA tools. SmartSpice delivers the highest performance and accuracy required to design complex high precision analog circuits, analog mixed-signal circuits, analyze critical nets, and characterize cell libraries. SmartSpice is compatible with popular analog design flows and foundry-supplied device models. The Verilog-A language, compiled or interpreted, when combined with SmartSpice provides circuit designers and model developers with an easy-to-use, comprehensive environment for the design and verification of complex analog and mixed-signal circuits and models. About Silvaco, Inc. Contact: About Leadtrend Contact: |
||||||
Copyright © 1984 -
SILVACO, Inc. -
Trademarks - Privacy Policy
|
|||||||